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INTRODUCTION
This report describes the design and development of a transistor capable
of meeting the requirements defined in JPL Engineering Note No. 342-015,
dated 12 January 1967, under Contract No. JPL-952043. These requirements
include a very low saturation voltage; namely, VCE(sat) ` O.1V at 75A
collector current with a base current of 5A.
Efforts during the exploratory phase of the contract dealt with control
of collector geometries and with control of doping profiles in order to
obtain more nearly equal junction voltage drops. In the final phase of
the contract, design and processing techniques investigated earlier were
incorporated into the epitaxial base approach for the fabrication of the
final samples.
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EXPLORATORY PHASE
1. TRANSISTOR DESIGN FOR LOV SATURATION VnLTAGV,
The subject device is a high-current. low-saturation, low-voltage tran-
sistor. Host of the design objectives for the proposed device are quite
similar to those of standard transistors and do not require detailed
consideration here since they are discussed extensively in the litera-
ture. The following discussion will therefore be limited to the main
goal of obtaining the lowest possible saturation drop and the technical
problems of making a large 100A device.
1.1 THEORETICAL CONSIDERATIONS
1.1.1 Current Gain
The emitter efficiency and current gain tend to increase with emitter
current as recombination consumes less )f the injected current, and to
decrease at high current levels due to an effective increase of carrier
concentration in the base (conductivity modulation). These effects
combine to give a gain characteristic which is low at very low current,
rises to a maximum at moderate currents and falls off at high currents.
Gain at very high current is determined largely by emitter edge length,
since the transverse voltage drop across the base region leads to crowd-
ing of current to the emitter edges. (1) For the best utilization of
total device area at high currents, the ratio of emitter edge length to
emitter area must be reasonably large.
Typical means of achieving this include interdigitated structures, star
patterns, and individual emitter sites. A radial form of interdigitation
referred to as a "sunburst" pattern % yas utilized on JPI.-951303. In order to
further increase emitter edge length an improved sunburst geometry was
designed having the following features:
(1) N. H. Fletcher, "Some Aspects of the Design of Power Transistors,"
PIKE, V. 43, pp. 551-559, May 1955.
3
a) Increased aluminum width on emitter fingers
b) Larger contact areas for both emitter and base
c) Alignment marks to aid in registration of the contact mask
d) Increased emitter edge length resulting from optimization
techniques described below
The optimum dimensions for a sunburst design are not immediately obvious.
For a given transistor diameter the emitter edge length is determined
primarily by the radius of the central base dot, since this dimension
determines both the number and the length of the fingers. The number of
fingers decreases with decreasing base dot radius, but the length of the
fingers increases. Therefore there is an optimum radius, which is
derived as follows:
2n R.
N 1
= w + s
where N = the number of fingers
Ri = the radius of the base dot
w = the width of the base fingers
s = the spacing between base fingers at the edge of the base
dot (See Figure 2)
E = 2N(R0 - Ri )	 (2)
where E = the emitter edge length
Ro = the radius of the circle defined by the outer ends of
the base fingers
(This equation is an approximation because the contributions of the ends
of the fingers are neglected.)
Substituting Equation 1 in 2,
(1)
4n Ri(Ro	 Ri)	 4.
~
	R R - 
R 2E	 (w+ s	 w+s 1 o
	
i
differentiating
dE	 4n	 _
R_
	+ s (Ro 2Ri)
1
for E
max' lot dR s
i
a 
w +^S (Ro - 2Ri)
giving the final result
R
0
Ri 	 'T2
It can be seen that for this idealized case, the optimum base dot radius
is one-half the radius defined by the ends of the base fingers and is
independent of w and s.
A useful equation for approximating the maximum emitter edge length is:
nRo2
	 J`-
^,
Emax w + s
While the relationships derived above are useful in designing sunburst
geometries, they have shortcomings, namely:
a) They do not demand an integral number of fingers.
b) The inclusion of rounded tips on the fingers may shift
the optimum Ri slightly.
A program has been written using an IBM QUIKTRAN time-sharing computer in
order to overcome the shortcomings listed above and to speed up the design
process. The program operates roughly as follows:
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a) The user enters the width of the base fingers, the spacing
between base fingers at the base dot, and the radius defined
i
by the tips of the base fingers. These quantities are
generally fixed by the transistor package, photofabrication
capabilities. and base finger resistances.
b) The computer calculates optimum emitter edge length (including
the contributions by the ends of the fingers). The print-out
includes the number of fingers, the base dot radius, emitter
edge length, and the angle between fingers.
c	 Thero ram offers the user the option of changing the numberP g	 P	 g g
of fingers and/or the base dot radius, and calculates new
dimensions where appropriate.
The computer print-out of the calculations for the redesigned geometry is
shown in Figure 1. A sketch of this geometry appears in Figure 2. The
significant improvements of this design include:
a) Emitter edge length increased from 17.4 inches to 21.9 inches.
b) Emitter contact region width increased from 0.040 inches to
0.060 inches.
c) Base contact region diameter increased from 0.242 inches to
0.349 inches.
d) Emitter metallization comes within 0.002 inches of emitter edge
instead of 0.004 inches, giving slightly lower resistance along
an emitter finger. This is accomplished with no decrease in
registration tolerance since the actual tolerance is the distance
between the base finger and the lateral diffusion from the
emitter.
e) The effective resistance of the base fingers has been reduced
to less than half the original value since the fingers are
shorter (reduced from 0.236 to 0.1805 inches) and more numerous
(increased from 36 to 60).
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COMPUTER PRIIn•OUT
START(0)
ENTER WIDTH,  SPAC 1 N^^, OUTSIDE RADIUS
.014/.005/.349 ,
NUMBER RADIUS EDGE
	 ANGLE SPACING
60.0 0.181437
	
21.898 6.000 0.005000
TO CHANGE No START 100; Ro START 110; N AND R, START 120.
START(120)
ENTER NUMSER O INSIDE RADIUS
G0./.181
NOTE ... SPACIN6 IS SMALLER THAN ORIGINAL VALUE
NUMBER RAD IUS EDGE	 ANGLE SPACING
G0.0 0.181000 21.946 6.000 0.004954
Figure 1
7
.036 DiA,-EMITI ER CC'+ '3.T
^ . 6^GDIA.-^^Mr-y-F ER
O
b
1kO DIN -` "CON
ELGE
^60R.
1i
ASE
EA	 l	 j .Il^'JR.
.34,50 R	 ^ ^' ALLIGNMENTI
^	
f11 !^,^
MARKS- 3 t1NGEpStPACED AT 70+9'
^	 p ^	 A AS S^+OwN.
O'
E M TIERNOT[:
	 I
	
, ... ,_^ 
	
—60 FINGERS SPACED
NT V AS SNOww	 \
PATTERN IS T`YVICAL,	 \	 \
NOTE:	 +R'	 COILS ptGROSS HATGMIMra
	 OO65R
	
z	 \ 1E^OR'RiDICATES METNLIZED 	 J	 ^TrP. AREA.	 C	 ,\ ^^^ 1-
^.^
.00ao R.
.0010 R ASR.	 /^^	 OOnODIA.
.0090 R.	 /
AMR.	
.0000DIA.	 Ndh:
0060 R.	 9 PLACE 1=10AXL! .0009
Figure 2. Transistor Geometry
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For a low saturation voltage, current gain should be as high as possible
as will be demonstrated in the following section. In order to achieve
i
	
	 high gain, both the emitter efficiency and base transport factor must
be made as high as possible. Emitter efficiency is controlled by the
_	 emitter doping level or, in the case of a diffused emitter, by the
doping gradient which is determined by the depth of diffusion and sur-
face concentration of the dopant. The base transport factor is kept high
by using the narrowest base width compatible with the process and the
voltage requirements.
1.1.2 Saturation Voltage, VCE(sat)
1
The major factors that contribute to the saturation voltage are:
}
a) Intrinsic saturation voltage which is the algebraic sum of
the two junction voltages heavily biased into forward
conduction.
b) Intrinsic series resistance in collector and emitter causing
voltage drop.
j -	 c) Contact and lead resistance of encapsulation.
Excluding the series ohmic drop, the intrinsic saturation voltage can be
easily obtained by taking the algebraic sum of the two junction voltages
which result from current flow. Ebers and Moll (2) have derived the general
equation for saturation voltages, exclusive of voltage drops across
t
internal and external resistances.
VCE VC - V 	 (3)
nkT	
a 1R 	 - I (1 - a)/(IBa)
SCE	 q In	 1 + IC(1 - aR) iB	 (4)
(2) Ebers and Moll, FIRE, V. 42, p. 1761, Dec. 1954.
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For, expressed in terms of common emitter current gain	 j
ICV _ nkT In hFER (1 I  x hFE)
CE	 q	 IC	 (5)
hFER + 1 + I
B
Here, n varies from 1 to 2 depending on the injection level, K is
Boltzman's constant, T is the absolute temperature and q is the charge of
electrons.
hFE and hFER are the normal and reverse gains for common emitter configura-
tion. (IC/IB) is really the forced current gain representing the terminal
current when the device is driven into saturation. This usually is equal
to or less than 3/4 hFE . Figure 3 shows the dependence of VCE(sat) on
forward and reverse gain, as predicted by Equation 5.
It can be seen that for a gain of 20 as specified in JPL Engineering Note
No. 342-015 it is essential to achieve a reverse gain nearly as high as
the forward gain in order to approach a 
VCE(sat) of O.1V. This require-
ment led to the approaches selected for the exploratory phase of this
contract.
1.1.3 Voltage Calculationsg	 Jam,
Since the structures selected for investigation all had uniform base
doping, the simple step junction approximation is adequate. Curves for
depletion layer width in silicon are readily available. (3)
1.2 APPROACHES
The structures selected for investigation during the exploratory phase of
the contract were those expected to yield a high reverse gain by means
of symmetrical doping profiles in the emitter and collector regions.
(3)----------------H. Lawerence and R. M. Warner, Jr., BSTJ, V. 39,	 p.	 389	 (1960).
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Further attempts were made to equalize junction voltages by controlling
the geometry of the collector to match that of the emitter. Transistors
having this feature will be referred to as "selective collector" tran-
sistors. The three original approaches are as follows:
1.2.1 Symmetrically Diffused, Selective Collector
As the title implies this approach utilizes the symmetry of impurity
gradients obtained by forming emitter and collector in a single diffu-
sion step, but with the added feature of forming the collector junction
in the same geometry as the emitter. The cross section of such a device
should be similar to that sketched in Figure 4. Special techniques such
as double sided masking and collector lapping which had to be developed
for this device will be discussed in the section on processing.
1.2.2 Epitaxial Selective Collector
Another possible method of achieving the selective collector but without
double-sided masking would be to perform a selective arsenic diffusion
into a low resistivity silicon wafer. An epitaxial base layer could then
be grown over the arsenic pockets. Oxidation and other high temperature
steps should allow the arsenic to diffuse out into the epi layer forming
the desired collector structure. Emitters could then be diffused in
alignment with the collector pattern to form the transistor structure.
The cross section of the device should be approximately as shown in
Figure 5.	 ;k-
1.2.3 Thin Wafer Approach
The availability of thin (2-3 mil) silicon wafers suggests that it might
be possible to make a single diffused transistor with shallow, steeply
graded junctions, therefore giving high normal and reverse gain. An
additional advantage would be reduced resistance due to thinner emitter
and collector regions. It was anticipated that breakage would be the
most severe problem with this approach.
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Figure 4. Symmetrically Diffused,
Selective Collector Transistor
l
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Figure 5. Epitaxial Bese, Selective Collector Transistor
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2. O'VrIOPMENT Ol YMMI`.TRICALLY I)IFFUSI:D,
S!:Li`C'EIVI? COLLECTOR APPROACH
2.1 PROCI'SSING
The process flow chart for this device is shown in Figure 6 with sketches
of the devices at intermediate stages of the process. A detailed
description follows.
2.1.1 Material Requirements - Modified Single Diffused Design
Silicon Specifications: P- type
Resistivity 17 to 20 ohm-cm
Radial resistivity gradient - 15%(max)
Diameter 1.3" _+ 0.010
Dislocation - 0 to 1500/cm2
Orientation - within 2° of the (111)
Lifetime - 50 microseconds (min)
I	 Lineage - None
Other imperfections - None
2.1.2 Evaluation of Material
a) Conductivity. This measurement determines the majority carriers
in the silicon crystal. Two methods are employed at this laboratory -- 	 /
thermal conductivity probe method and the point contact rectifier method.
b) Resistivity. The resistivity is measured every inch down the
length of each crystal to insure the accuracy of reading supplied by the
supplier. A Fell's four point probe is utilizad for this operation; a
probe spacing of 0.025" is used.
c) Radial Resistivity Gradient. This measurement is made on a
silicon slice using a 0.025" Fell's four point probe. Readings are made
15
Obtain Silicon
Incoming Inspection
size	 N+
resistivity
lifetime
dislocations	 F
Slice	 +N
Lap
Clean P
Classify According to Thickness
Prediffusion Cleaning
N+
 Deposit
Measure Sheet Resistivitv	 P
Sandblast to Size
Emitter-Collector Mask
Mesa Etch
N+ Drive	
P
Collector Lapping
Collector Deposit
Final Drive	 P
Measure base width
Remove Oxide
Molybdenum Mount	 N
P
Evaporate Aluminum
Etch Contact Pattern
Sinter Contacts N	 N
Emitter-Base Etch	 P
Ag-Pb-Sb
Check Emitter-Base Leakage	 mo y enum
Sandblast	 f
Spin Etch	 Aluminum
Coat	 N	 P
Test	 Ag-Pb-Sb	 N	 N
molybdenum
Encapsulate
F inal Test
Figure 6. Process Flow Chart for Symmetrically
Diffused, Selective Collector Transistor
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in the center and at 1/2 radius, and the gradient calculated from the
data obtained.
d) Diameter. The silicon ingot material is centerless ground by
the supplier to our specification.
e) Dislocation Density. This parameter is checked on both the
seed and the end of the crystal opposite the seed. These slices are
etched in chromium trioxide to reveal the etch pits, and a count is then
made to determine the number/cm2.
f) Orientation. The primary objective is to insure that after
sawing there will be a round slice of 0° on the (111).
g) Lifetime. The lifetime is measured by the photoconductivity
decay method. The crystal is first degreased, washed with deionized
water and dried, the ends of the crystal are then gold plated to insure
good electrical connection when it is placed in the above equipment.
Known lifetime standards are checked daily.
h) Lineage. One slice is taken from the end of the crystal
opposite the seed. This slice is then lapped using 12 micron grit size.
Following lapping it is degreased and cleaned. The slice is then placed
in a mixture of HF, H 2O, and Cr203 (1:1:1) for 5 minutes. The etch pit
count is then made at 20OX and the count reported in etch pits/Cm 2.
i) Other Imperfections. The slice used in (h) is then relapped
to remove the etch and is then re-etched but in a 10% solution of sodium
hydroxide for a structural examination of the slice, where the primary
imperfection might be twin-poly inclusions or slip.
2.1.3 Meterial Preparation
f
a) After the material has been evaluated and found to be in
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accordance with specification, it is sliced with a Hamco saw which,
according to our investigation, gives the best surface finish.
b) The slices are then lapped and approximately 3 mils are
removed from each side of the slice with a Hoffman planetary lapping
machine. The lapping slurry used is approximately 12 micron grit size
which leaves a mat surface.
2.1.4 Cleaning
After lapping the slices must be given a thorough cleaning to remove
all lapping oil and grit. This is accomplished by subjecting the wafers
to five successive rinses in clean trichloroethylene (T.C.E.). A quartz
cleaning boat is used for this purpose. The wafers are first given a
bulk (a maximum of 15 slices) rinse in approximately 200 milliliters of T.C.E.
They are then transferred to a quartz boat which is placed in a 600 ml
Pyrex beaker. The boat and wafers are covered with T.C.E. and the beaker
is placed on a hotplate. After attaining a temperature of 65°C, the
assembly is placed is an ultrasonic agitator for approximately five
minutes. The T.C.E. is then decanted and the wafers are again covered
with clean T.C.E. The heating and ultrasonic agitation are then repeated
as outlined above. This complete cleaning cycle is repeated five times.
After the fifth rinse cycle, the wafers are removed from the quartz boat
and dried under a heat lamp. This is done by placing the wafers on filter
paper which is located approximately 6" below a heat lamp. The wafers
are dried under the lamp for 10 minutes.
It is imperative at this point that the exact thickness of the wafers be
determined. This is essential because the base width resulting from
wafers with different thicknesses will vary. Therefore, it j.s essential
that the wafers be classified and sorted according to thickness. The
wafers are grouped such that the members of the group are within 0.0001"
of one another in thickness. After the wafers have been sorted and
marked, a run consisting of any particular number of wafers can be
started.
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Once the run size has been determined, the wafers are given a thorough
acid cleaning to remove any remaining organic and inorganic contaminants.
The wafers are loaded into a quartz cleaning boat. The boat is lgwered
into a beaker which contains 1 ­1 2 So4 and heated to 95°C. After 5 minutes
the wafers are removed and rinsed in rL-ining deionized H 2C for 3 minutes.
Next the wafers and boat are placed in a beaker of hot (80°C) HNO 3 . They
remain in the nitric acid for 15 minutes. This acid soak is followed by
a 3 minute rinse in running deionized H2O. The slices are then placed in
three successive beakers (for 5 minutes each) of hot (90°C) d.i. H2O.
Following the last hot water soak the beaker is passed through a positive-
pressure material pass-through into the diffusion room. Wafers cleaned in
this manner are not permitted to stand for more than 4 hours prior to the
subsequent diffusion step. This is the standard prediffusion cleaning
process which will be referred to in subsequent process descriptions.
2.1.5 N'" Deposit
The N-doped emitter and collector regions are deposited simultaneously on
the wafer in an ammonium phosphate, (NH 4) 2 HPO4 , atmosphere. Figure 7 is
an illustration of Ll.e setup used to perform this operation. The solid
source (ammonium phosphate) is contained in a quartz boat which is
placed in an 800°C + 5 ` C zone of the diffusion furnace. The slotted quartz
boat holding the wafers in a vert= gal position is allowed to rest in the
flat zone which is held at 120-0°C.
After blowing the wavers dry with filtered nitrogen, they are placed in
a slotted quartz diffusion boat. The loaded boat is placed under a heat
lamp and allowed to set there for 5 minutes. The ammonium phosphate is
placed in the quartz source boat and placed into a protective quartz
sleeve. The sleeve is used to prevent splashing o •: the source onto the
wafers. After the wafers have been under the heat Lamp .'cor 5 minutes,
they are loaded into the furnace (1200% zone). The source is immediately
loaded into the 800% zone and the carrier gases turned on. For this
diffusion, a combination of nitrogen (75e) and oxygen (25%) is used. To
achieve the desired phosphorus concentration, the diffusion time is 45 min.
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After removing; the wafers from the N + deposit, the sheet resistivity and
junction depth. X j , are checked. The sheet resistivity must be 	 1.0
ohm`O and the ::, should be 6-8 It for the wafers to be acceptable.
3
2.1.6 Cut to Si,:e
The -wafers are now cut darn to the final size of the device (0.937").
This operation is performed by ;:,axing each wafer to a holder which is
then inserted into the spindle of the circular sandblast machine. As the
wafer spins a jet of abrasive sand (9.5 p alumina) rapidly cuts out a
disc of the desired size. While sandblasting appears to be a crude
process, it is actually the most nearly damage-free way of cutting silicon
other than etch-out processes. Centerless grinding of the ingot to the
final size by the silicon supplier has not been successful in the past due
i
to deep damage caused by grinding.
2.1.7 Emitter and Collector Masking
The purpose of this step is to define the desired emitter and collector
i
geometries on opposite sides of the wafer. This is accomplished by
exposing a photoresist film with ultraviolet light and subsequently etch-
ing the uncoated silicon.
In order to properly coat the wafers, they must be perfectly clean and dry.
Since the wafers have just been removed from a high temperature furnace,
there will be no dirt on them. A uniform film of Kodak metal etch resist
(KMER) is applied using a high speed multihead spinner. The resist is
forced through a 7 p millipore filter onto the wafer. Excess resist is
centrifuged from the surface by the spinner. For concentrated KHMER, the
wafer is spun at 4000 rpm for 20 seconds. The coated wafer is then placed
in a 95% air oven for 10 minutes.
}	 The coating process is now repeated for the opposite side of the wafer,1	 g P	 P	 PP	 ,
ts.king care not to damage the original coating. The second coating will
be used fcr the emitter pattern since it is more likely to be free from
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defects, and perfection is more critical in the emitter pattern than in
the collector pattern. The exposure is done on a special double-sided
alignment fixture. First it is necessary to place the emitter mask in
the normal position and the collector mask in a special mask holding
chuck. The two masks can now be aligned with respect to each other using
the normal x, y, and 0 adjustments. The fixture is now opened and a
double-coated wafer placed directly on the collector mask and is centered
with respect to the pattern. The fixture is closed and clamped, the
alignment is rechecked, and both sides of the wafer are exposed
simultaneously. Ultraviolet light striking the resist causes polymeriza-
tion and renders the film insoluble. Areas protected by opaque regions
of the mask remain unpolymerized and are removed by spraying the entire
surface with resist developer (40 lbs/in 2) for 1 minute. This is then
followed by an immediate 30 second spray with isopropyl alcohol at a
pressure of 40 lbs/in2 and then the wafer is blown dry with nitrogen.
The entire photoresist image is then inspected on a high power microscope
to detect any flaws or defects in the developed image. The following are
checked: (1) toles in the resist; (2) ragged edge definition of the
resist; (3) incomplete removal of the unpolymerized resist; and (4) improper
alignment of the image on the wafer. Those wafers which are defective are
stripped, recoated, exposed, and developed. All wafers which are acceptable
are then placed in a 120% oven for 20 minutes.
All high resolution masks used in this process (emitter and metallization)
are produced in-house at Youngwood. In addition to providing quick service,
this facility provides a close design-product relationship. The initial
pattern is first transformed onto rubylith which is accurately cut on a
Haagstreit coordinatograph. This enlarged version of the final design must
then be scaled-down on a reduction camera to the desired size. Depending
on the final size and initial artwork size, 2 or 3 reductions may be
required. When a master slice has been produced on a 2" x 2" Kodak high
resolution plate, prints can be made using a contact printer. These
prints are used in fabricating the actual devices. Since the single device
occupies the entire mask, no multiple array of images is required on the
mask.
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2.1.8 Mesa Etch
The wafers are now ready for the silicon etch which will remove portions
of the NF' layer to define the emitter and base regions. The wafer is
etched for 2 minutes in the following silicon etch:
15 parts HNO3
5 parts HAc
3 parts HF
by volume.
This etch and time will be sufficient to remove the N+ in the base contact
j	 region of the transistor. It is very important that all the N+
 layer be
etched away in this region, otherwise an N+ path will cause the base and
emitter regions to be shorted. That this layer has been removed can be
proven by probing the etched region with a thermal conductivity type tester.
This is a probe that uses the thermoelectric effect to give a quick check
as to whether the slice is P or N type. If the N+ layer has not been
completely removed, the wafer may be etched further. Care mus= be taken
{
	 to stand the wafers on edge in the etch so that both sides etch uniformly.
When the etching is completed, the resist is removed by immersing the
wafers in hot concentrated H204 for 3 successive rinses, followed by rins-
ing in dA. water.
The wafers are again subjected to in-line tests to determine if they should
be processed further. They are subjected to visual and conductivity tests.
The visual inspection is designed to pick out wafers that have imperfections
in the emitter geometry or base region. These may result from improper
handling (subsequently scratching the resist image) or poor operation
techniques (carelessly getting small blobs of wax on the base area before
the area was etched). Wafers which have unetched areas in what should be
the base region or etched areas within the emitter geometry must be rejected.
It is useless to process them further. On a device such as this that
occupies a whole wafer, one such imperfection will result in a zero yield
23
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for that slice. If a multiple array of devices (smaller area) were fabri-
cated on ea.:h wafer, one or possibly even two such imperfections may not
dictate the scrapping of a whole wafer.
The conductivity test is performed on all wafers to be certain that the
0' layer has been removed from what will be the base region of the tran-
sistor. A 100% test (performed on all wafers) is done at this stage.
2.1.9 First Drive
The N+
 regions of the emitter and collector must be driven to a depth of
about 1 1/2 mils. This is accomplished in an oxygen atmosphere at 1250°C.
This drive is followed by a slow cooling to 850°C at a rate of approxi-
mately 50°C/hr. The purpose of the slow cool at this point is more a
matter of convenience than necessity since-drive times are longer than
the normal working day.
2.1.10 Collector Lapping
The collector side of the wafers must now be lapped to restore a flat
surface for mounting. This is accomplished by waxing the slices to a
lapping fixture. This fixture has three diamond tipped stops which must
be preset to the final desired thickness. Since the mesa etch is typically
1/2 mil deep, the lapping need only remove 1/2 to 3/4 mil of silicon in
order to regain a flat surface. The slices are then removed and cleaned
in preparation for the next diffusion step.
2.1.11 Collector Diffusion
The collector side of the wafer must be made entirely N type in order to
prevent collector to base shorts. This is accomplished at 1150% for 15
minutes using POC1 3
 as the source. Since the oxide grown in the first
drive was not removed, it will prevent phosphorus from entering the base
contact areas.
24
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2.1.12 Final Drive
Before going into final drive, all oxide is removed from the wafers. The
final drive is performed under the same conditions as the first drive,
but with a drive time calculated to give the desired base width. This
step also increases the penetration of the shallow parts of the collector.
This is essential to prevent the "ohmic" solder use in molybdenum mount-
ing from penetrating into the base region. This diffusion is also followed
by a slow cool to 850°. Since this diffusion is the last high temperature
process, the slow cool is necessary in order to preserve minority carrier
lifetime, which has a direct influence on current gain. Boron is added to
the furnace atmosphere during the first 20 minutes of this diffusion in
order to provide a P+
 layer in the base contact regions.
The base width is checked at this point by the bevel and stain technique.
3
A portion of a wafer is mounted on the beveled part of a 3° angle block
with wax. After allowing the wax to harden, the operator polishes the
sample on a polishing wheel. The wheel used for this purpose is covered
with a polishing cloth, and A. B. Metadi (R)
 (Buehler Standard Company)
fluid and diamond polishing compounds are used to attain a highly polished
bevel on the sample. The liquid and solid polishing materials are then
removed by gently swabbing the sample with a warm, mild soap solution.
This is followed with a thorough rinse under running d.i. H2O (at least
1 minute). The sample is then blown dry with filtered nitrogen. It is
now ready to be stained. For this sample, concentrated HF (applied under
a high intensity lamp) will stain the P-type regions and thus delineate
the junction.
The sample is photographed at 65X and the base width measured on the
photograph. The 3° bevel gives a mechanical magnification of 20X which
must be factored into the measurement. If the base is too wide the run
will be subjected to a redrive. Those runs having acceptable base widths
will have the oxide removed from both sides with concentrated HF (48%) and
sent on for molybdenum mounting.
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2.1.13 Collector Contacting
Four factors are necessary for successful "hard soldering." These are:
(1) removal of surface films; (2) attainment of a proper cycle of time,
temperature, and atmosphere; (3) planar control (flatness); and
(4) surface finish (roughness). Processes for attaining these conditions
were developed on JPL-951303. The first was achieved by proper extensive
cleaning methods; the second. by a high vacuum cycle; planar control, by
a lapping operation; and the final factor, by an etching process.
Molybdenum is the base material used for this device. Supplied as punch-
ings, its inherent properties are well known and its substitution was
never considered. Through our Manufacturing facilities, punchings were
supplied to our design group. As punching diameters increase, the
allowable bow is difficult to control. The standard allowance is 0.001"
for diameters of 0.125 to 0.375". For the larger diameters necessary in
this case, another operation was required. Punchings are lapped simul-
taneously on both sides. This operation decreased the bow to < 0.0005"
with a 5 p finish. This finish appears as a mottled gray. These limits
satisfy the planar and surface finish requirements.
The contacting cycle is accomplished in vacuum. The parts are vigorously
cleaned and assembled in a "clean box" under exacting cleaning processes.
The parts, after being thoroughly dried, must be used within several hours.
Any delay will interfere with the process cycle and will severely limit
good wetting. The vacuum equipment used is a horizontal vacuum tube, the
heating source, and an RF coil. The temperature is monitored from within
the graphite boat. The equipment design allows for easy loading in enter-
ing the graphite boat and allows it to be set level. It is easily under-
stood that this must be within 2° of the horizontal. When the tube is
sealed, vacuum is applied and allowed to reach a value > 10 -6 Torr. Power
is applied allowing the temperature to reach 860°C. Power is switched off
at this point; the vacuum is no greater than 5 x 10 -3 Torr. Units are
allowed to cool naturally in vacuum. They are removed from the tube when
the temperature has reached < 100°C.
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Figure 8 shows a perpendicular cross section of a single diffused tran-
sistor after moly mount. The moly has been stained to delineate it from
the ohmic solder.
2.1.14 Metallization
Aluminum metallization is used on this device. The film is evaporated
by conventional means by the use of tungsten filaments. The film on
this large device is used for internal contacting and must be of the
quality necessary for the compression bond leads. This necessitates
ultra-high vacuum techniques for controlled rates of evaporation. The
film must be pure aluminum, homogeneous in structure and of excellent
uniformity. The pressures exerted by lead contacting will penetrate any
irregularities and consequently will dzstroy the unit. After initial
preparation, the units are entered in the evaporator for metallization.
Units are mounted on a substrate heater and the filaments are charged
with the necessary amount of aluminum slugs. The chamber is closed and
the roughing cycle is begun. When the pressure of 5 x 10 -3 Torr is
reached, the high vacuum value is opened. The high vacuum manifold is
very extensively trapped (liquid N2 ) and vacuum of > 10 -6 Torr is
attained. The substrate heater is then switched on and the units are
outgassed at 500% for 10 minutes. At this time the pressure is again
equalized and the substrate heater is turned off and the units allowed
to cool to 100% + 10°. At this time the filaments are turned on and
shields are removed when the oxides have been removed; virgin aluminum
is evaporated.
At the end of the cycle the units are allowed to cool to room temperature
still under high vacuum condition. At this time, the high vacuum valves
are closed and N2 (6 ppm H20) is entered to break the vacuum. Units are
carefully removed and stored for further processing. Film thicknesses
0
of 30 to 50 kA are obtained. Variations of this quantity, if planar,
have no effect on the device.
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Figure 8. Perpendicular Cross Section of Moly
Mounted, Single-Diffused Transistor
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After the aluminum has been deposited over the entire wafer, it mt:st be
selectively removed from over the emitter periphery to eliminate
emitter-base shorting of the device. This is done by coating; the safer
with photoresist and polymerizing that portion where contact to the
emitter and base is to be made. In this -...ay the unmasked area (the
emitter edge) is chemically etched with a nitric-phosphoric acid solution
that does not cause a breakdown of the resist image.
Prior to stripping the resist from the aluminum contacts, the emitter-
base breakdown voltage is read. This is done to check for the complete
removal of all aluminum along the emitter periphery and to determine
what electrical characteristics can be expected of the devices. If the
unit is short (VEBO — short), it is given a short (3-10 seconds) flash
etch in 15 par l 's nitric acid, 5 parts acetic acid and 3 parts hydrofluoric.
Experimental results show that such an etch is usually necessary and quite
beneficial to devices fabricated by this simultaneously diffused method.
The resist on the aluminum acts to mask the contacts from the vigorous
silicon etch. Contact between the metal probes and the aluminum pads can
be made by scratching the resist with the pointed probes. Since the edge
of the device has not yet been sandblasted away, only the VEBO can be
checker' at this point.
Those units which exhibit emitter-base leakage within specification then
have the photoresist stripped from the alumimum. All units are then
inspected closely at 100X magnification to see that the resist has been
completely removed. Those which are resist-free are ready to have the
aluminum alloyed.
2.1.15 Alloying Cycle
As it is well known, the function of the alloying is to provide contact.
The process is done in a continually purged quartz tube, the atmosphere
is N2 . This gas, having a dew point -92°F (3.5 ppm H 20), is provided
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from a central source. The furnace is continually at alloying tempera-
tures which minimizes ar ,. variation in temperatures. A thermocouple
inserted `.nto the tube should read 610°C + 2°C. After the temperature
has been noted, the thermocouple assembly is moved to the entrance of the
tube.
The metallized slices, aluminum side up, are carefully laid on the push
rod platform. The platform is quickly returned to the center zone and
allowed to remain 3 minutes + 5 seconds. At the end of this time, the
platform is just as quickly removed to the end of the tube. Here it is
allowed to cool to < 300°C. The slices are then carefully removed and
stored. The assembly is then returned to the center of the tube where
it remains, being purged and at temperature.
2.1.16 Preparation of Collector-Base Junction
The unit must have the edge removed and etched in order to "clean up"
the collector junction. The device (which is soldered to a moly disc)
is sandblasted at a high spinning speed while a stream of 9.5 µ grit is
directed at the silicon. By varying the angle of the nozzle, a beveled
edge can be cut into the device. Although a microscope is attached to
this equipment to help determine when the edge removal is complete, a
more definite test can be performed on a curve tracer. ThosE devices
which are not shorted are ready to have the sandblasted edge etched.
This etching is to remove the damaged silicon along the collector-base	 J^
junction. This etching involves directing a jet of 1:1:1 HNO3:HAc:HF
etch along the sandblasted edge as the device is rotating. After a
thorough water rinse, the device is dried in a vacuum oven (150°C) for
2 hours. The etched junction is then coated with CL-1 and alizarin
coating to protect and preserve the clean silicon junction during subse-
quent testing and encapsulation operations. The coating is cured for
16 hours at 225°C.
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2.1.17 Post-Coat Test
Prior to encapsulating the units, they are given a thorough electrical
test to determine which units should be processed further. The follow-
ing parameters are checked-
CEO' lCEO
V
CBO' ICBO
V
EBO' IEBO
hFE
Units exhibiting voltages within specification and reasonable values of
gain are sent to be encapsulated.
2.1.18 Encapsulation
a) Cushioning Material. It has long been recognized that
excessive localized stresses on a compression bonded device will cause
downgrading or even complete failure of the device. Due to the narrow
(40 mil) emitter contacting surface, the subject device was especially
subject to excessive localized strcises.
In order to spread the compression force required for encapsulation over
the whole surface of the device, a search was made for a material with
mechanical, electrical and thermal characteristics suitable for intimate
contact with the surface of the device. One material that was readily
available and uniquely suited to the requirements was Teflon*, type TFE
(polytetrafluorethylene).
The literature 
(4) 
shows that parts made of TFE deform in time at a
decresaing rate. This property can best be explained by the concept of
--------------------
* Re,,istered trademark of E. I. DuPont de Nemours and Company.
(4) Teflon Fluorocarbon Resins, Mechanical Design Data, Plastics Dept.,
E. I. DuPont de Nemours and Company, Wilmington, Del. Fluorocarbon
Plastics - Materials and Process Manual, Materials in Design
Engineering, February 1964.
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"Apparent modulus of Elasticity." This concept takes into account thc
initial deformation for an applied stress plus the amou nL of deformation
that occurs with time. At a given compressive force and temperature the
initial deformation of ITi: occurs within the first few hours. The
deformation then levels off to a point where it is negligible.
The electrical properties of TFE in the required thickness far exceed
the electrical characteristics of the device. Sleeving of Teflon is
already being used as lead wire insulation inside many of the 1estinghouse
transistors and controlled rectifiers.
The above-mentioned literature shows that TFE is useful from -267°C to
+260°C. This far exceeds the rating of the subject device. Since TFE
is inert to almost all chemical reactants it is an ideal substance to
mate to the entire surface of the device.
b) Device Components. The components of the subject device are
shown in Figure 9. Following is a brief description of each:
Base. Machined from P.D. 135 provides a threaded stud to attach
to a heat sink, a good thermal path from basic fusion to heat sink, and a
pedestal on which the basic transistor is mounted.
Integral Case. Externally it provides the hex to hold or tighten
the device to a heat sink and the weld projection to which the ceramic-
metal seal is welded. Internally it locates the compression components
and contains the groove for the retaining ring that maintains force on the
device.
Silver Braze. Means for attaching the silver disc to the pedestal.
	 I
Silver Foil. Provides the mounting surface for the collector side
of the basic fusion. It is brazed to the pedestal of the base and then
machined flat. A second silver foil is used as a cushioning disc to allow
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%SESTINGHOUSE ELECTRIC CORPORATION
base	 11. silver pedestal
silver foil
	
12. base contact
basic transistor
	
13. Teflon insulation
emitter contact
	
14. base lead wire
emitter lead
	
15. mica insulation
flat washer
	 16. Belleville springs
flat washer
	 17. molecular sieve
retaining ring	 18. base lead insulation
silver emitter lead
	
19. integral case
.-
	 c-ramic-metal seal
Figure 9. Components of 100-Amp Encapsulation
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intimate contact between the silver foil on the pedestal and molybdenum
of the basic device, thereby lowering the contact resistance.
Emitter Contact Assembly. (Figure 10) Consists of a Teflon washer
with a thin silver foil wrapped around the O.D. to make contact to the
emitter lead on top and the narrcya contact surface of the device.
i
Emitter Lead. (Figure 11) Made of three distinct regions. The 	 I
first which transfers force to the top of the emitter contact assembly
and makes contact with it, the center tube which encloses and locates
the base contact components and carries the emitter current and voltage
part way to the ceramic-metal seal, and the silver ribbon and rod which
provides the connectioi. between the emitter tube and ceramic-metal seal.
Base Contact. (Figure 12) A silver button with a reverse chamfer
which allows the Teflon of the emitter contact assembly to flow over and
up the chamfer, thereby holding it in place and providing the force to
assure proper contact.
Base Lead Uire. Provides the connection between the base contact
and ceramic-to-metal seal.
Base Contact Insulation. Insulates the base contact from the
emitter lead and helps locate the base contact.
Base Lead Wire Insulation, Insulates the base lead wire from the
emitter and collector portions of the device.
Mica Insulation.	 Isolates the emitter and collector regions of
the device.
Flat Washer. Provides a flat bearing surface for the Belleville
washers; and by exchanging washers of various thicknesses, the proper
force may be maintained on the device.
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Figure 12. Base Contact
Belleville Springs. Used in this device as two in series to
provide the required force on the device.
Flat Washer. A 0.060" thick steel washer used to maintain the
force on the device after it is removed from the press.
Retaining Ring. When force is applied to the device in the press,
the retaining ring is snapped in place in a groove in the inner wall of
the integral case. This ring prevents the springs from relaxing when
force is removed.
Molecular Sieve. A moisture getter that is placed in the device to
prevent downgrading due to moisture contamination.
Ceramic-to-Metal Seal. Welded to the integral case, it provides a
hermetic seal and the means of attaching external leads to the emitter
and base.
c) Contacting Elements. The characteristics of Teflon mentioned
above have been put to good use in the design of the base and emitter
contacting elements of this device.
The emitter contacting element is shown in detail in Figure 10. It con-
sists of a washer of Teflon with a silver foil wrapped around the outside
diameter so that contact is made on the bottom with the emitter contact
area of the basic transistor and on the top to the larger emitter lead.
The foil was formed around the outside diameter of the Teflon washer in
the form of an arch to conform to the stress-strain characteristics of
the Teflon.
When force is applied to the Teflon. it deforms plastically and elasticallyP	 ,	 P	 Y	 Y
in all directions to conform to the configuration of the surfaces which
oppose it. This deformation takes place at a decreasing rate so that
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in a short period of time a semirigid state is reached that transmits
the force of the Belleville washers evenly over the whole surface of the
transistor element.
Evidence of the deformation has been observed on contacts removed from
devices by the impression of the surface of the basic transistor on the
mating surface of the Teflon washer.
The base contact (Figure 12) was designed to make use of the inward
expansion of the emitter washer. By machining a reverse chamfer on the
base contact, the emitter Teflon was guided over this chamfer so that a
part of the force applied to the emitter by the Belleville washers was
used to apply force to the base contact. A Teflon sleeve was inserted
into the inside diameter of the emitter lead to isolate the loose contact.
It was very important that in designing the collector contact, to keep
in mind that it is through this contact that the heat generated within
the basic fusion flows to be dissipated in the base and heat sink. This
required that the molybdenum mounting disc of the basic fusion and the
base be in intimate contact. To enhance the intimate contact between the
basic fusion and the base, a lead soft silver disc was placed between them.
The purpose of this disc was to fill as many voids (due to lack of flat-
ness and surface finish) as possible in both the molybdenum mounting disc
and pedestal surface.
i
Up nn examining the foil after disassembly, the imprint of the molybdenum
and the base surface irregularities were clearly visible; indicating that
the silver foil was performing as intended. 	 41
d) Pre-encapsulation Procedure. All components except the mica
insulators are thoroughly degreased in trichloroethylene. The mica is
baked and stored in vacuum at 150°C for 12 hours prior to assembly.
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(1) A silver disc was placed inside the integral case and seated
on the pedestal of the base.
(2) A basic transistor element a:as seated on the silver foil.
(3) The Teflon insulating sleeve was placed over the base contact.
(4) A Teflon insulating tube was placed over the base lead wire.
(5) The base lead was inserted through the inside diameter of the
emitter Teflon contact, centered, and the insulating sleeve
(Step 3) was seated against it.
(6) The emitter lead was placed over the gate lead wire and the
base contact and Teflon ins , ;lation seated in the counterbore
of the inside diameter.
(7) Mica, a 0.035" thick flat washer, two Belleville springs in
series with bottom washer concave, and a 0.060" thick flat
washer were seated in turn on the top of the fusion.
(8) The base with the loose assembly was placed in a Carver
Laboratory press and a force of 700-900 lb. was applied.
(9) The retaining ring was snapped in place and the pre-
encapsulated device removed from the press.
e) Final Encapsulation Procedure. For the final encapsulation
procedure, the parts involved were prepared as follows. The ceramic-
metal seal was leak tested, degreased, and baked in vacuum at 175°C for
4 hours. The molecular sieve was baked at least 16 hours in vacuum at
300°C. They were then stored in vacuum at 150°C. The pre-encapsulated
assembly was baked in air at 175°C for 4 hours prior to the final
encapsulation.
All components in this section are shown in Figure 9.
Procedure
(1) The molecular sieve was placed over the leads and seated
inside the integral case on the snap ring.
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(2) The base lead wire was guided through the base lead connector
as the cer,imic-metal seal was placed over the emitter lead and
seated on the weld ring.
(3) The base lead '.:ire w.:s pinch welded inside the connector.
(4) The ceramic-metal seal !as re istance welded to insure hermeticity
of the assembly.
(S) The emitter lead connector was then crimped in place.
(6) The device .ias leak tested and plated with nickel.
The final encapsulation 7as then complete and the devices were ready for
final electrical testing.
Many of the processes described here are common to all of the approaches
taken on this contract. If a process has not been modified, it will be
referred to only by name.
2.2 bI:,CUSSION
One of the first problems to be encountered with the simultaneously
diffused. selective collector process was that of performing the double-
sided masking. Once the masks have been pre-aligned and the wafer placed
on the collector mask.. there is no convenient way to position the wafer
with respect to the pattern. Each time the wafer is moved there is a
possibility of scratching the mask or the KMER film, or both.
The next major problem area was collector lapping. Even though the emitter
side of the wafer is imbedded in wax, the lapping seemed to cause strain
on the wafer due to the emitter mesa. This was evidenced by the fact that
a ghost image of the pattern could be seen after the lapping had proceeded
through the entire thickness of the collector mesa. A high rate of
breakage was experienced both during the lapping and during subsequent
diffusions on the lapped wafers. Figure 13 shows a perpendicular cross
section of a device made by the collector lapping process. If this picture
is compared with Figure B it can be seen that alloying into the base during
moly mount can be a definite problem.
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Figure 13. Cross Section of Symmetrically Diffused
	 1.!
Selective Collector Transistor made by
The Collector Lapping Process
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A very convenient method was found for eliminating the first drive,
collector lapping, and collector deposit. It has been observed that
oxides on a lapped silicon surface will not mask effectively against
phosphorus from an ammonium phosphate source. An oxide :rill, however,
retard the diffusion. This principle was put to use as follows (:)'ee
Figure 14 for the simplified process flow diagram) :
(1) The silicon was oxidized to provide an oxide of about
e
80001 thickness.
(2) This wafer was then masked on both sides with the negative
of the pattern normally used for emitter and collector.
The oxide was etched from both sides of the wa fer in buffered
HF (6 parts ammonium fluoride:l part HF by volume).
(3) Ammonium phosphate deposit was done normally, but the pene-
tration under the oxide is only about half that of the
unprotected areas.
3
(4) The emitter must now be masked and mesa etched to remove the
uny:anted N-type layer in the base contact regions. The oxide
on the emitter side was left as a reference for alignment dur-
ing this step. In reality this is very difficult to accomplish
since once the wafer is coated with photoresist the oxide
pattern is nearly invisible. The aligivnent machine used for
the double-sided alignment fortunately also has a provision
for alignment by infrared transmission through the slice.
Since areas heavily doped with phosphorus tend to scatter infra-
.	 red light, it is possible to see the emitter area and align to
it. This method was used for most of the investigations of the
simultaneously diffused, selective collector structure. Mesa
etching is done as before, but now the collector side is pro-
tected from the etch by mounting Che wafer on a glass slide
with black apiezon wax.
(5) After mesa etching is complete the wafer is ready for a single
step drive-in to the final base width. The collector regions
43
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which were retarded by the oxide remain retarded and even
tend to diffuse slower, presumably L:cause their surface
concentration is less than that of the areasr exposed directly
to the ammonium phosphate. A boron atmosphere is used to
provide the P4- layer. Figure 15 shows a beveled cross section
(	 of a device made by the oxide process. This is the process
used to make the samples whose characteristics are listed in
Table 1.
a
By far the most severe problem with this process was the high
incidence of collector to emitter shorts when base widths of
less than 12 µ were achieved. This was eventually traced to
curvature of the surfaces of the slices.
i-	 Surface contour measurements taken with a Talysurf Model 4
surface contour tester revealed that the lapped silicon zlices
i-
	 may have convex surfaces making the slice shape analogous to a
double-convex or plano-convex lens. A schematic representa-
tion of one slice is shown in Figure 16.
t
3
Note that the vertical scale is approximately 400 times the
horizontal scale. Within the active transistor region, a
thickness variation of 0.4 mil out of approximately 6 mils is
noted. It can be seen that if a transistor were made on this
slice and a base width of 10 µ (0.4 mil) were achieved near 	 {(
the central base contact area, the device would be shorted in
at least one spot near the edge. Figure 17 shows a cross
section of a device in which curvature of the surfa z did cause
shorting near the edges.
It has been noted also during the effort on Contract JFL-951303
that it is not practical to attempt to make the simultaneously
T ,	 diffused transistor with base lidths of less than 10 µ.
3
---- Emitter
---- Base
---- Selective Collector
---- Nonselective Collector
G^
i
f
Figure 15. Beveled Cross Section of Symmetrically
Diffused, Selective Collector Transistor
Made by the Oxide Process
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Figure 16
Schematic Represeni.::ion of Wafer Cross Section
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IFigure 17. Cross Section of Device Showing
Effect_ of Surface Curvature
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Since base widths of 10 p or less seemed essential for
achieving the required gain, further pursuit of this approach
did not seem worth:chile.
The difficulties discussed above showed that the simultaneously diffused,
selective collector structure could not be recommended for a manufactur-
ing environment. The results that were obtained did not show a clear-cut
i
	 difference in performance between selective collector and nonselective
collector units. This is demonstrated by the data in Table 1.
I
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3. DEVELOPMENT OF EPiTAXIAL BASE,
SELECTIVE COLLECTOR APPROACH
3.1 PROCESSING
The process flow chart for this device is shown in Figure 18 with sketches
of the device at intermediate stages of the process. A detailed descrip-
tion follows.
3.1.1 Substrates
The substrates used for the 100A devices are degenerate in that they are
heavily doped with impurities. The doping level of the substrate was
selected to obtain the designed saturation voltage characteristics.
Heavily doped substrates inherently contain sufficient impurities to dis-
tort the crystal lattice. Distortions caused by precipitates or inclusions
will not permit a sufficiently good lattice match for defect-free epitaxial
growth. These distortions can be eliminated by careful selection of the
parent crystal growth conditions and the type of dopant. Evaluation of
the substrate material is accomplished by examination of the chemically
polished surface prior to epitaxial growth. A chemically polished surface
was employed for this device to insure a damage-free surface and to permit
microscopic examination of the surface before growth was initiated.
3.1.2 Substrate Preparation
Preparation of the substrate material before epitaxial growth is a decid-
ing factor in producing defect-free epitaxial layers. Heavy metal
impurities, such as aluminum or iron, are retained by the substrate after
the slicing and lapping operations. These can give rise to foreign
nucleation sites during the growth process.	 Wetting agents or solvents
do not effectively remove these heavy metals. However chemical techniques,
such as reactive chloride acids, convert most heavy metals to water soluble
metal chlorides and are easily removed by subsequent rinsing in deionized
er.
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Figure 18. Process Flora Chart for Epitaxial
Base, Selective Collector Transistor
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3.1.3 Oxidation
The substrate wafers are oxidized for 30 min. at 1200°C in "wet" oxygen.
This provides an oxide thickness of 5000-6000X.
3.1.4 Collector Masking
The collector pattern (identical to the emitter pattern) is etched into
the oxide using standard photoresist techniques.
3.1.5 Arsenic Diffusion
Arsenic is deposited in an open tube system at 1200°C for 30 min. followed
by a 16-hour drive at the same temperature giving a surface concentration
of 8 x 10 19
 at/cc and a penetration of 6 µ.
3.1.6 Epitaxial Growth
Before epitaxial growth the oxide remaining from the arsenic diffusion
step is removed with HF. The pattern is still visible because a slight
step is formed in the silicon during the arsenic diffusion. The slices
are now placed in a horizontal RF heated epitaxial system. The susceptor
is high purity graphite coated with silicon carbide which is deposited
under the same conditions required for epitaxial growth. The reactor
tube is quartz and the susceptor is supported on a quartz sled at a slight
angle to the flow. Reactor tube and susceptor loading is accomplished in
a positive pressure hood to minimize dust and airborne particles from
contaminating the surfaces of the slices.
Normal epitaxial procedure consists of heating the substrates to 1200°C
in a filtered dry hydrogen atmosphere. At this point the normal procedure
is to etch the substrates with pure gaseous HC1. The purpose of this
step is to remove the last traces of work damage caused by chemical polish-
ing in order to insure a lattice match for the growth operation.
The HC1 etching must be eliminated for this device since the arsenic
diffused regions would be etched away. The epitaxial deposition is now
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accomplished b the decomposition of silicon tetrachloride in hydrogenP	 Y	 enP	 Y 
according to the familiar reaction
SiC14 + 2H2 --<-_^ Si + 4HC1
Doping of the layer is accomplished by the controlled introduction of
diborane gas mixed with hydrogen.
3.1.7 Oxidation
The wafers must now be oxidized in order to provide a mask against the
subsequent emitter diffusion. This oxidation is performed for l hours
at 1225°C in wet oxygen. This oxidation is longer than what is normally
required to mask against a POC13 diffusion, because its secondary purpose
is to allow the arsenic pockets to diffuse out into the P-type base layer.
A short boron deposition may be included before oxidation in order to
provide a P+ layer.
3.1.8 Emitter Masking
Normal photoresist and oxide etching techniques are used, but care mLst
be taken to align the emitter pattern with respect to the underlying
collector pattern. The pattern is still visible because the epitaxial
overgrowth follows the original surface contours including the step
formed during the arsenic diffusion.
3.1.9 Emitter Diffusion
The emitter diffusion is performed at 11-'0°C with a POC13 source for
15-30 minutes depending on the P-layer thickness. POC1 3 was chosen as
a diffusion source since it is easily masked by oxides. The emitter
diffusion is followed by a short oxidation step at 1100% (4 minutes wet
02 , 7 minutes dry 02) which past experience has shown will tend to increase
gain as well as improve photoresist adhesion during the next step.
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3.1.10 Contact Window Masking
Unlike deep, high concentration (NH 4 ) 2HPO4 diffusions, shallow diffusions
with POC1 3 tend to form low leakage junctions not requiring a short sili-
con etch. It is therefore possible and desirable to preserve the oxide
over the emitter-base junction. This is done with standard photoresist
and oxide etch techniques, using the negative of the mask which is
normally used for the metallization etch.
3.1.11 Contacting and Encapsulation
Before moly mounting, the back of each wafer is silicon etched in the
15:5:3 mixture mentioned earli*r for 2 minutes. The purpose of this step
is to remove any traces of P-type silicon which may have deposited on the
back of the wafer during epi growth.
The remainder of the process is the same as described before and will not
be repeated here.
3.2 DISCUSSION
Formation of the desired collector layer was not accomplished. The first
attempt showed only a very small collector step, less than 0.2 µ in
height (See Figure 19). This was attributed to the fact that the doping
in the substrate was only a factor cf 20 less than that of the arsenic	
r
diffused areas.
Additional attempts were made by first depositing an N-type layer of
11 ohm-cm resistivity and 4-6 p thick. The arsenic pockets were diffused,
then the P-type epi layer was grown. Since the concentration ratio
between the arsenic diffused pockets and the N-type epi layer should be
on the order of 2 x 105 , diffusion calculations indicate that a step
height of 4 p should be Latainable. After processing, however, these
units showed a step height of only 0.2 p. The only reasonable explanation
for this behavior is that the arsenic has been transported from the
55
3.9 µ Emitter Depth
	
E
1.5 µ Base width
Figure 19. Beveled Cross Section of Epitaxial
Selective Collector Device (600X)
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r
diffused pockets to the undiffused areas during growth of the base layer.
This is a very reasonable assumption considering the reversibility of the
reaction governing epitaxial growth; namely,
SiC14 + 2H2 	 Si + 4HC1
The HC1 formed during the deposition can etch the surface of the wafers,
thus liberating the arsenic which can then be transported along with the
gas stream and redeposited in other locations.
Since the des-red collector structure could not be formed without a more
extensive development program, efforts were discontinued on this approach.
The few samples taken to completion in spite of the incorrect collector
structure exhibited shorts, therefore no test resillts are available.
s^^
i3
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4. DEVELOPMENT OF THE THIN WAFER TRANSISTOR
4.1 PROCESSING
The process flow for the single diffused, thin wafer transistor is as
follows (See Figure 20 for flow chart).
4.1.1 Material Requirement
P-type silicon
Resistivity - 17-20 ohm-cm
Radial resistivity gradient - 15% max.
Diameter - 1.125" min.
Dislocation density - 0-1500/cm2
Orientation - within 2° of the <111>
Lifetime - 50 microseconds min.
Thickness - 2.5 mils + 0.2
Commercially available thin wafers have a highly polished surface on one
side and an etched surface on the opposite force. The silicon supplier
has found these conditions necessary to give the thin wafers sufficient
mechanical strength.
4.1.2 P+ Diffusion
The purpose of this step is to provide a P + layer waich will reduce the	
-
base resistance in the finished device. Since the wafers are delivered
by the supplier with a thermally grown oxide, it is convenient to use
this oxide to prevent the penetration of boron into the collector side
of the wafer. The first step, therefore, is to wax the wafers, polished
side up, to glass slides. HF is used to remove the oxide, the ;wafers
are removed from the slides and cleaned fir diffusion. The P+ deposition
cycle consists of 10 min. at 1050°C with a boron tribromide (BBr 3) source.
Since BBr3 is a liquid rather than a solid, only a single zone furnace is
required, and the source is introduced by passing N 2 carrier gas over the 	 I
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iObtain silicon
Remove oxide from front—
P+ diffusion
Measure sheet resistivity
Oxidation
Cut to size
Emitter pattern
N+ deposit (emitter side)
Remove Glass
N+ deposit (collector side)
Remove glass
Oxidize
Measure sheet resistivity
Drive
Measure base width
Contact oxide etch
Moly mount
Aluminum evaporation
Etch contacts
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sandblast
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encapsulate
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Figure 20. Process Flow Chart for
Thin Wafer Transistor
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the surface of a small quantity of BBr 3
 at 20°C. The source arrange-
ment is shown in Figure 21. The main gas flow is composed of about 80%
N2 and 20% 02 . This and all other high temperature operations are per-
formed with the wafers lying on flat quartz boats rather than standing
in slotted boats. The purpose of this is to reduce strain and hopefully
decrease the probability of breakage. This deposition cycle results in a
final surface concentration (after the subsequent oxidation) of 1 x 1019
atoms/cc.
4.1.3 Oxidation	 I
Although it is desirable to use an N-type dopant which provides very
high concentrations, it would be impractical to do an ammonium phosphate
deposit and mesa etch. The etch would so weaken the silicon that physi-
cal yield could be expected to drop to zero. This consideration dictates
the use of oxide masking and a compatible doping source such as POC13.
An oxide of 6000-80001 thickness is sufficient to mask against POC1 3 and
is grown in one hour at 1200°C in wet oxygen.
4.1.4 Cut to Size
As previously described.
4.1.5 Emitter Masking
Standard photoresist and oxide etch techniques are used to remove the
oxide from the emitter area. Care must be taken to remove all oxide
from the back of the wafer as well in order to allow the subsequent
phosphorus diffusion to form a collector layer.
4.1.6 Phosphorus Deposit
The phosphorus deposit is performed at 1150°C for 30 min. using POC1 3	-
in u source arrangement identical to that used for BBr 3 . After deposi-
tion the slices are etched for 15 sec. in a mixture of 3 parts water to
1 part HF by volume. This etch is sufficient to remove the phosphorus
60
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glass but not a significant amount of the thermal oxide. The deposition
is now repeated but with the back sides of the wafers up. This insures
	 -
uniform concentration in emitter and collector. The 3:1 HF etch is also
	 =
repeated.
4.1.7 Second Oxidation
The wafers are oxidized for 30 minutes at 1100°C in wet oxygen. The
purpose of this oxide is to protect the device from contaminants which
might be present in the drive furnace. The necessity of this step was
not verified.
4.1.8 Drive
The drive which provides the final base width was performed at 1250°C
for six hours with a slow cool to 850°C at 50°C/hour.
4.1.9 Contact Windows
Standard photoresist and etching techniques are used. All oxide must
be removed from the collector side to facilitate collector contacting.
4.1.10 Contacting and Encapsulation
It was initially intended that contacting and encapsulation procedures
should be the same as those already described, but the moly mounting
proved to be the overwhelming problem with the thin wafer approach. In
order to evaluate the process, smaller transistor geometries (0.185"^
square) were used; and aster providing aluminum contacts in the normal
manner, the wafers were scribed into individual chips. These were bonded
to TO-66 headers using gold -silicon eutectic solder as is common in the
industry. Contact was made to emitter and base areas with ultrasonically
bonded aluminum wires.
4.2 DISCUSSION	 f
Breakage of thin wafers was anticipated as the worst problem with this
approach. Wafers were handled with plastic tweezers whenever possible
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in order to avoid generation of stress points where the wafer might
fracture. Photoresist operations were performed with the wafers waxed
to aluminum discs in order to provide sufficient rigidity.
In reality the breakage problem was somewhat less than anticipated; and
after the technicians developed sufficient finesse, it was possible to
eliminate the aluminum discs originally used in photoresist processing.
The breakage most frequently observed was in the form of edge chipping
rather than the large fractures which usually occur with thicker wafers.
While this was only a small problem in fabricating the small devices
made for evaluation purposes, it was a significant yield detractor in
making 0.137" diameter devices.
An additional problem was that the back surface of the wafers was suf-
ficiently rough that the resulting base widths might vary randomly by
as much as 5 microns. This is illustrated in Figure 22. Since base
i	 widths in the 10-12 p range provided very good gains, the lower limitj
imposed on base width by this roughness was not a major problem.
The overwhelming problem with the thin wafer approach as far as this
contract is concerned was the mounting of the wafer to moly with ohmic
solder. It was found that the ohmic solder alloys through the entire
thickness of the wafer, shorting out the entire transistor. This can
be seen in Figure 23 which clearly shows beads of solder which have
penetrated the wafer. It is impractical to attempt to reduce the depth
f	
of alloying by further reducing the thickness of the ohmic solder.
t
Since there is no other large area, void free, hard soldering process
currently available in this laboratory, the thin wafer approach had to
s	 be dropped in spite of very promising electrical results on small
a transistors.
The process as described appeared reproducible in terms of diffusion
depths and base widths. Electrical results were obtained by fabricating
small (0.185") transistor chips by both the thin wafer process and by
I
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the single diffused process using 6 mil thick wafers and ammonium
phosphate as the dopant source. The results for the thin wafer tran-
sistors are presented in Table 2, and the results for the single
diffused experimental control run, in Table 3.
	
E
It can be seen that current gains for thin wafer transistors are higher
by a factor of 3
-4 than those of the control group, and V	 values
u(sat)
are 30-40 mV lower, The thin wafer process, because of its use of oxide
masking, offers the possibility of using tighter geometries which could
offer a reduction in base resistance which would be reflected in VCC(sat)'
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FINAL PHASE
1. DESIGN SELECTION
The most successful of the three approaches investigated during the
exploratory phase of the contract was the thin wafer approach. This
structure offered low bulk resistances, symmetry of doping profiles in
the emitter and collector regions, and high gains. In order to circum-
vent the problems encountered in the fabrication of thin wafer transis-
tors, the structure was approximated through the use of the epitaxial
growth technique. The structure is sketched in Figure 24.
A substrate wafer of low resistivity N-type silicon forms the collector
layer. The resistivity of 0.01-0.02 ohm-cm provides low collector
resistance with reasonable wafer thickness, nominally six mils. In
addition to being easier to handle, the relatively thick substrate wafer
virtually eliminates any possibility of alloying through the active
portion of the transistor during the moly mounting operation. The base
layer was grown epitaxially and is uniform in dopant concentration. The
F* layer and the emitter were diffused similarly to the thin wafer
transistor. In spite of the fact that the collector junction was formed
epitaxially and the emitter was diffused, a high degree of symmetry of
doping profiles was achieved up to a concentration level of 5 x 1018
atoms/cc.
Additional advantages offered by the epitaxial base structure are:
a) Base widths are uniform across the wafer because both
epitaxial growth and emitter diffusion are performed on
the same side of the wafer.
b) Base widths of five microns are attainable, permitting
fast switching.
1	
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Figure 1.4. :angle Epitaxial Transistor
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c) The gain of epitaxial base transistors is uniform over a
wide range of collector currents.
In addition to transistors having a single epitaxial layer, devices were
fabricated using a double epitaxial layer. An epitaxial collector layer
of the same conductivity type as the substrate was included to prevent
the possibility of forming a leaky junction between the substrate wafer
and a layer of the opposite conductivity type. Both structures were
successful.
i
r^
2. PROCESSING
The complete process flow for this device is shown in Figure 25. A
detailed description follows:
2.1 SUBSTRATES
The substrates for epitaxial growth are N-type silicon, 0.01-0.02 ohm-cm
resistivity. This resistivity is the lowest value that can be obtained
commercially. Low resistivities are important to provide the lowest
possible collector resistance and good injection efficiency when the tran-
sistor is in saturation. The preparation of the substrates is the same as
was described in the first section of this report.
2.2 EPITAXIAL GROWTH
E•.pitaxial growth is performed by the same method as described earlier.
In the case of the double epi layer, the deposition proceeds with the
appropriate concentration of phosphine (PH 3 ) gas to dope the first layer
N-type, then the dopant is switched to diborane (B 2H6 ) to deposit a P-type
base layer. This double deposition is achieved without removing the
slices from the reactor. For single layers only diborane is used.
The P-type base layer is evaluated for thickness by the bevel and stain
technique, and for resistivity,oy the standard four-point probe technique.
The N-type layers, when used, can be evaluated only by the spreading
resistance probe technique.
2.3 P+ DEPOSITION
Boron is deposited for 20 min. at 1050°C from a BBr 3 source. After deposi-
tion the back sides of the wafers are silicon etched in a 15:5:3 acid
mixture for 2 min. This not only removes the deposited boron, but also
removes any P-type silicon that may have been deposited on the back of the
wafers during epitaxial c-,­wth.
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2.4 ONTOATION
The wafers are oxidized for two hours at 1225% in wet oxygen. This
results in an oxide thickness of 11,000-12,0001. The P r' layer is eval-
uated at this point and typically has a surface concentration of 3 x 1019
atoms/cc.
2.5 CUT TO SIZE	 I
The wafers are cut to size by sandblasting as described earlier. 	 It is
felt that the use of oversized wafers which are cut down to size should
provide the most nearly uniform base layer thickness.
2.6	 EMITTER MASKING
Standard photoresist and oxide etch techniques are used to define the
emitter pattern.
2.7
	
EMITTER DEPOSIT
Initial investigations were done using phosphorus from a P0C1 3 source
because such a diffusion is easily masked.	 A technique was developed on
a concurrent Westinghouse program for masking against ammonium phosphate
with thermally grown oxides.	 That process was successfully applied to
this project and was used on all of the epi base transistors shipped as
final samples.	 The success of the process is dependent upon the use of
thick oxides, short deposition times, and complete removal of the deposit
glass.	 Specifically, the process first utilizes a 15 minute deposit at
1200°C from a solid ammonium phosphate source.	 A flat boat is used since
the deposit is required on only one side of the wafer.	 After deposit all
oxides are removed including both the deposit glass and any remaining
thermal oxide.
	
This process has been found to give the very high phos-
phorus concentrations usually associated with ammonium phosphate.
2.8 SECOND OXIDATION
Wafers are oxidized for 1 hour at 1100°C in wet oxygen. The purpose of
this step is to "seal in" the phosphorus as quickly as possible to prevent
out-diffusion.
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2.9 EMITTER DRIVE:
Final emitter drive is accomplished at 1100°C in dry oxygen. Typical
drive times are from 1 to 6 hours depending upon the desired depth. A
slow cooling cycle is used to preserve lifetime, although the absolute
necessity of slrw cooling from the relatively low (1100°C) diffusion
temperature has not been verified. Specific drive times can be calculated,
but diffusion theory does not apply exactly for very high concentrations.
After a considerable number of runs were made, it was possible to plot
junction depth vs. drive time. This graph is a useful tool for predict-
ing; drive times (see Figure 26).
2.10 EVALUATION OF BASE WIDTH
Emitter depth and base width are measured by the bevel and stain technique.
Since the wafers have polished surfaces it is possible to use interferometric
techniques for measuring junction depths.
2.11 CONTACT WINDOWS
Standard photoresist and oxide etch techniques are used to open contact
windows, leaving oxide over the edge of the emitter base junction for
passivation.
2.12 IN-LINE CHECK
It is possible to check at this point for the most commonly encountered
fault, namely, collector to emitter shorts. This is made possible by the
diffusion which occurs in the edge of the wafer. We recall that sand-
blasting to size was done after oxidation, leaving bare silicon exposed on
the edges. The phosphorus diffusion whic: ► enters the edges effectively
connects the collector to junction on the top surface (see Figure 27). The
breakdown voltage of this junction will be similar to that of the emitter
junction because both come to the surface in the P + layer. In spite of the
low breakdown voltages, the fact that there '.s a blocking .junction allows
checking for collector-emitter shorts. A short will register as less than
75
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	EFFECTIVE EDGE OF	 EMITTERS
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Figure 27A. Sketch of Device after Contact Window
Etching Showing Edge Diffusion
Figure 27B. Photograph of Bevelled Device Showing
Edge Diffusion (50X)
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I volt at 10 M. while a good tarn;;istor wil l
 asu-illy hnve low leakage
out to , or G volts. Fipure 28 shown; oscilloscope traces for (a) the
emitter hase junction, (b) the collector-base junction, and (c) for the
collector-emitter. Nole that the traces for emitter-base and collector-
base ar:? similar. but not identical. If a collector-emitter short exists
these traces will be identical. representing the "lower of the two break-
down voltages. The collector-emitter trace clearly shows the ab,ence of
a short. (Note: The loop in the trace is caused by photo-transistor
action stimulated by the normal room lights.) The collector-base and
collector-emitter breakdown voltages in no way represent the final tran-
sistor voltages, since the sandblast and spin etch step will remove the
surface junction and full blocking voltage can be achieved.
2.13 CONTACTING AND ENCAPSULATION
Contacting and encapsulation are as previously described.
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Emitter-base
1V/div. horizontal
1mA/div. vertical
B. Collector-base
C. Collector-emitter
Figure 28. Oscilloscope Traces at In-line Check
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3. DISCUSSION
The primary difficulty encountered was electrical shorts associated with
epitaxial defects. Epitaxial defects may be of several types such as
stacking faults, flow pattern, off-orientation growths, scratches, pits
and spikes. The primary concern was with pits and spikes which are gross
defects observable with the unaided eye. A few of these defects are
shown in Figure 29. Assuming the wafers are cleaned properly and the
graphite susceptor is properly coated with silicon carbide, the most
probable cause of spikes is inclusions or precipitates in the silicon
substrates. All substrates are visually inspected after chemical polish-
ing, and any wafers with visible defects are rejected. This inspection
however does not eliminate the possibility of spike formation. One
possible explanation for spike formation is sketched in Figure 30.
The inspected wafer has no precipitates on the surface, but may contain
precipitates deeper in the silicon. The HC1 etching which is a normal
part of the process removes about 10µ of silicon and may expose a
formerly hidden precipitate. Since the precipitate does not have good
crystalline structure, the growth in that area will be polycrystalline
and generally proceeds faster than the rest of the layer. The gas flow
is altered by the presence of the spike resulting in a thinner layer
surrounding the spike. Frequently the spike will break off leaving a
pit in the epitaxial layer.
The presence of the pit, with or without the spike, is disastrous to
the large area device. Since the P-type base layer is thinner in this
region and the emitter diffusion penetrates evenly into the surface, a
collector-emitter short will result. Examples of this are shown in
Figure 31. The decrease in P-layer thickness and the resulting shorts
are clearly visible.
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Figure 29. Gross Epitaxial Defects
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Wafer containing precipitate
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of silicon and exposes precipitate
epitaxial layer
C
Polycrystalline growth on precipitate forms
spike. altered flow pattern decreases
epitaxial layer thickness around spike.
Figure 30. Formation of Epitaxial Spike
82
substrate
3° bevel
50X magnification
fi
1
t
8
't^l^MhE;ln^„
i
3° bevel
40X magnification
jr
AA
Figure 31. Effect of Epitaxial Spike,
Resulting in Collector to Emitter Short
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Not all of the collector tv emitter shorts 're caused by such gross d^fects.
Regions which are highly dislocated may permit more rapid diffusion of
phosphorus and cause collector tc emitter s;.orts.
An additional problem is epi layer thickness variation from slice to
slice. The epitaxial growth rate is dependent. upon the concentration of
SiC14 in the gas stream. The concentration .,ill naturally be depleted
down the length of the susceptor, resulting in slower growth at the down-
stream end. Inclining the susceptor to the flow decreases the thickness
variation to ± 10% which is an acceptable variation for most devices.
Since base width for this device is typically one third of the base depth,
the epi thickness variation now amounts to about ± 30% in base width.
While this variation does not preclude fabrication of the device, it causes
considerable variation in gain and reduction of yield.
A nondestructive measurement of epi layer thickness would tend to alleviate
this situation. If each slice were measured individually, these slices
could be grouped according to thickness, analogous to the procedure used
in single diffused transistors. Nondestructive thickness measurements
can be made with an infrared interferometric technique. Equipment designed
specifically for this measurement is commercially available, but the cost
prohibits its purchase for laboratory use.
Through optimization of the design as far as epi layer thickness and
diffusion depth are concerned was not possible because of the time
limitation and difficulties in obtaining epitaxial material of sufficient
quality to fabricate large area devices. The design which proved to be
most successful within this effort had an emitter depth of 8-12 µ and a
base width of 4-6 p. Base resistivity is approximately 0.5 ohm-cm. A
typical impurity profile obtained by spreading resistance probe measurement
is shown in Figure 32.
r
Electrical data for the five final samples are presented in the appendix.
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The improved performance of the epitaxial base transistors over the
single diffused sample can be seen by comparing the following parameters:
a) Switching - The epitaxial base transistors switch in
less than five microseconds, compared to a total switching
time of more than eight microseconds for the single
diffused device.
b) Gain - The gain of the epitaxial base transistors is both
higher and more uniform with collector current than that
of the single diffused transistor.
c) Saturation voltage - VCE(sat) is lower for the epitaxial
base transistors than for the single diffused unit,
especially at high temperature.
t
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4. CONCLUSIONS AND RECOMMENDATIONS
The results of the several approaches investigated indicate that:
1) Saturation voltage primarily depends on current density.
2) Improved gain characteristics do affect the saturation
voltage but not dramatically.
3) Processing and handling difficulties for extremely thin
wafers offset the somewhat better electrical characteristics.
4) Significant improvement was not realized from the geometrically
coincident collector-emitter structure.
t
	 In order to consistently obtain extremely low saturation voltages
(< .lV at 75A) an overdesigned (area and emitter edge length) or under-
rated single chip should be considered. As material quality improves
and process control continues larger area single chip devices should
evolve.
The compression bonding techniques presently employed for the subject
high power device can readily be adapted to the modular concept.
Individual transistors in disc-like flat packs can be paralleled into
a single heat sink assembly to yield the desired low saturation voltages.
87
APPENDIX
1. Identification of Unite by Process
2. Notes on Data
3. Tabular Data (Tables 1 through 10)
4. Graphical Data (Figures A-1 through A-28)
5. Outline Drawing
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IDENTIFICATION OF UNITS BY PROCESS
P
J32-1
J37-1	 Double Epitaxial Process
J37-2
J43-3	 Single Epitaxial Process
JS123-2	 Single Diffused Process
89
Ilk-
NOTES ON DATA
1. Base-Emitcer Saturation Voltage, VBE(sat
Since the variation of VBE(sat) among units and between the two levels
of forced gain was small. the ten readings at each current level were
averaged; and the average, maximum, and minimum values were plotted for
each test temperature rather than plotting data on individual units.
2. Switching Times
In performing the switching measurements at 100% and 0°C, it was
necessary to add about six inches of collector lead length. The
inductance of this wire added to the switching times to such an extent
that the difference among the units was masked. For this reason, only
room temperature data is plotted in Figures 19 through 23.
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Table A-1. Voltage Characteristics
i
VCEO(sus)
at
}	 VCBO	 ICBO	 VCEO	 ICEO	 VEBO	 IEBO 200 mA IC
J32-1 20 V 0.02 mA 20 V 0.03 mA 4 V 10 mA 43 V
J37-1 20 4.3 20 5.8 4 8 41
J37-2 20 1.9 20 2.0 1.8 10 41
J43-3 20 0.4 20 0.5 4 3.5 46
JS-123-2 20 10.0 20 12.0 1.5 10.0 30
,
,
3
1
a
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Table A-2. Gain Characteristics
ZC a	 2A	 5A	 10A	 20A	 40A	 60A	 75A
	
hFE	 hFE	 hFE	 !'FE	 hFE	 hFE	 hFE
Room Temp.
J37-1 118.0 147.0 141.0 143.0 125.0 98.4 88.2
J32-1 58.9 68.5 71.5 66.7 62.5 30.0 42.9
J 123-2 125.0 130.0 109.0 85.0 62.5 50.0 37.5
J43-3 100.0 96.1 91.0 81.6 66.7 60.0 44.1
J37-2 133.0 156.0 145.0 131.0 126.0 95.3 69.4
100%
J37-1 250.0 238.0 256.0 267.0 200.0 167.0 129.0
J32-1 182.0 182.0 179.0 174.0 133.0 116.0 107.0
J 123-2 167.0 167.0 128.0 88.9 61.5 44.5 35.7
J43-3 200.0 185.0 156.0 143.0 125.0 91.0 93.8
J37-2 167.0 250.0 256.0 230.0 186.0 154.0 127.0
0°C
J37-1 IL00.0 102.0 105.0 111.0 88.9 76.0 62.5
J32-1 34.5 38.4 37.0 40.0 31.2 30.0 30.0
J 123-2 110.0 114.0 100.0 85.0 63.5 46.1 35.7
J43-3 66.7 71.4 64.5 57.1 49.4 37.5 30.0
J37-2 95.3 96.2 95.3 95.3 83.3 70.6 55.5
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Figure A-24. IC 
4JWwVCE 
Characteristics
for Transistor #J32-1
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10A/div. vertical
1V /div. horizontal
500mOstep IB
i
i
2A'div, vertical
1V I div, horizonta:
20,*t','step Ifs
5AIdiv. vertical
1V/div. horizontal
100m;'step I 
0.5.'. u i	 ( r	 fi-,.
	 al
1V div.	 r'_z	 div.	 I
IOM.'. 'step I 	 10^', stt•p 1
Figure A-25. IC
 vs. VCF Characteristics
for Transistor #J37-1
l0A/div. vertical
IV 
/div, horizontal
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20m.', 'step I 
5A/di.. vertical
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Figure A-26. I C vs. VCE Characteristics
for Transistor "J37-2
10A/div. vertical
1V/div. horizontal
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t:
r-^
Figure A-27. IC
 vs. VCE Characteristics
for Transistor #J43-3
10A/div. vertical
0.2V/div. horizontal
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500mA/step I 
i: .5:, div, vertical
lum. step I^.
L.
2A/div, vertical
1V/div. horizontal
50raA/step I 
1 ..'div. vertical
1V div. horizontal
20,-ti stop I 
5A/div. vertical
1V/div. horizontal
200mA'step I 
r
tiiiiiii
njn Air
1
Figure A-28. IC
 vs. VCE Characteristics
for Transistor #JS12.3-2
1OA/div. vertical
IV /div. horizontal
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